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ABSTRACT
Ferroelectric materials are promising candidates for synaptic weight elements in neural network hardware because of their nonvolatile mul-
tilevel memory effect. This feature is crucial for their use in mobile applications such as inference when vector matrix multiplication is
performed during portable artificial intelligence service. In addition, the adaptive learning effect in ferroelectric polarization has gained con-
siderable research attention for reducing the CMOS circuit overhead of an integrator and amplifier with an activation function. In spite of
their potential for a weight and a neuron, material issues have been pointed out for commercialization in conjunction with CMOS processing
and device structures. Herein, we review ferroelectric synaptic weights and neurons from the viewpoint of materials in relation to device
operation, along with discussions and suggestions for improvement. Moreover, we discuss the reliability of HfO2 as an emerging material and
suggest methods to overcome the scaling issue of ferroelectrics.
© 2019 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license
(http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5108562., s
INTRODUCTION
The use of ferroelectric thin films was recommended for the
connection of elements according to the need of the development of
integrated circuit devices that directly facilitate the use of artificial
neural network (ANN) as analog circuits in 1989.1 The ferroelec-
tric synaptic weight for a neural network was demonstrated by a
single bit memory effect or a multilevel memory effect1–10 in the
form of a ferroelectric capacitor,1,2 ferroelectric field effect transis-
tor (FeFET), and ferroelectric tunnel junction (FTJ).11–13 Moreover,
the ferroelectric weight was reported to be controlled by spike-
timing-dependent plasticity (STDP).14–17 The ferroelectric neuron,
which generates a pulse that activates a new input, was demonstrated
on the basis of an adaptive learning function.18–21 Neurons (pre-
and post-) connecting via a three-terminal FeFET made of a fer-
roelectric thin-film transistor (TFT) was studied.22 A ferroelectric
neuron consisting of a ferroelectric capacitor on FinFET was also
demonstrated.23 In addition to ceramic ferroelectrics, organic fer-
roelectric weights were also investigated.24–26 Even the ferroelectric
liquid crystal was studied for the optical neural network in
1989.27
Ferroelectric weights are applied to both ANN and STDP with
different operation. Typical wave forms to operate ferroelectric
weight are well summarized in Ref. 16, where amplitude and pulse
width modes are shown for ANN and prespike and postspike wave
forms are shown for STDP.
The FeFET type is mainly used for STDP and various device
types, for ANN. The taxonomy of ferroelectric synaptic weight for
ANN, organized on the basis of the above reports, is listed in Table I.
It is similar to that of ferroelectric memories because the memory
can be directly applied to synaptic weight. The three-terminal struc-
ture, namely, a single Tr node for STDP, is well demonstrated in
Refs. 5, 14–16 and 22. This article will mainly focus on ANN when it
comes to ferroelectric weight.
In this article, we present several issues and limitations of ferro-
electrics, mainly conventional ferroelectrics and HfO2-based ferro-
electrics, and clarify how ferroelectrics can be used in neuromorphic
applications such as synaptic weights and neurons.
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TABLE I. Taxonomy of ferroelectric synaptic weight for ANN.
Weight cell structures Weight cell nodes References
1R FTJ 13 and 17
Two-terminal 1T-1R FTJ 11
1T-1C Capacitor 1 and 6
Three-terminal 1Tr
NOR 28
AND 29 and 30
Inverter 31
Single Tr 32 and 33
FERROELECTRIC SWITCHING
The size of ferroelectric capacitors should be carefully consid-
ered when studying synaptic weight and neuron of ferroelectrics
because ferroelectric switching behavior changes with decreasing
ferroelectric size. Figure 1 describes the ferroelectric switching
behavior depending on ferroelectric size and the input signal. Ishi-
wara investigated partial switching of PbZrTiOx (PZT) in detail
and termed it adaptive learning.3 Ferroelectric switching is caused
by ferroelectric domain switching. Ishibashi and Takagi interpreted
the switching transients of various ferroelectric crystals based on
Kolmogorov’s method.34,35 They considered the domain nucleation
rate and developed a model based on the time-dependent switch-
ing current. According to their model, a pulse width less than
that of the full-domain switching time gives rise to partial domain
switching. Ishiwara reported on polarization vs pulse width and
pulse counts with a specific pulse width4 through partial switching
modeling.4,36
The polarization level based on partial switching in ferro-
electrics is determined by both pulse width and voltage according
to the following polarization equation:4,14,37
FIG. 1. Partial polarization reversal in
ferroelectrics showing multilevel Pr. (a)
Ferroelectric switching current consists
of the pure polarization switching cur-
rent and the nonswitching current. Par-
tial switching occurs when pulse width is
shorter than threshold switching time tTH .
(b) Partial polarization for a large size
ferroelectric capacitor is also observed
when pulse voltage is lower than VS by
which full (maximum) polarization rever-
sal occurs. (c) Polarization value for a
large size ferroelectric capacitor reaches
a saturated value lower than maximum
Pr when low voltage pulses are applied.
Partial polarization reaches the maxi-
mum Pr value at lower pulse counts
when higher pulse voltage is applied. (d)
Nanoscale ferroelectric capacitor shows
abrupt polarization because of nucle-
ation limited switching. (e) Incremen-
tal voltage pulse train with pulse width
longer than tTH gives multilevel polariza-
tion for a large size ferroelectric capac-
itor. (f) Nanoscale ferroelectric capacitor
also can have multilevel polarization by
controlling the pulse scheme.
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P(t) = Ps{1 − 2 exp[− tts exp(− EaV/dFE )
n]}, (1)
where Ps represents spontaneous polarization, Ea is the activa-
tion electric field, dFE is the ferroelectric film thickness, n is a
constant used to describe the nucleation mechanism, and ts is
the switching time. Ishiwara observed partial polarization when
applied pulse width was shorter than threshold switching time tTH
[Fig. 1(a)] where the maximum switching current was measured.4
He applied a short pulse train to the PZT capacitor and obtained the
curve of polarization and pulse count showing pulse-voltage depen-
dency. Figure 1(c) shows the schematic curve of this relationship.
To explain pulse-count dependence on partial switching, Ishiwara
assumed that the pulse count is directly proportional to t in Eq. (1).
Recently, Oh et al. and Kinder et al. demonstrated the multilevel
states of HfO2 with respect to an incremental voltage mode and a
pulse-width effect on polarization reversal in both HfZrOx (HZO)
and PZT, respectively.32,33 Equation (1) explains the incremental
voltage dependency of polarization in Refs. 32 and 33 in conjunction
with the schematic model shown in Fig. 1(e).
However, Eq. (1) is valid for relatively large sizes of a ferroelec-
tric capacitor with many grains and domains. In the neuromorphic
synapse application, highly scaled devices are required eventually.
Therefore, a nano-sized FeFET will have limitation for use in mul-
tilevel states because it has either single grain or single domain in
which multilevel switching is difficult.38 Therefore, different physics
should be considered in a nanoscale ferroelectric capacitor. Mulaos-
manovic et al. studied accumulative polarization reversal and single-
domain switching in nanoscale FeFETs with a small number of fer-
roelectric grains.38,39 They applied a nucleation-dominated switch-
ing model to the nanoscale HfO2 FeFET with a purely nucleation-
limited model.40 Moreover, they studied switching time ts in detail
in conjunction with ferroelectric nucleation time τ0 and time ΔTi
between each critical nucleus generation,
tS =∑mi=1 ΔTi, (2)
where m ≥ 1.40 They assumed the nucleation to be the Poisson
process and proposed the probability density function of ΔTi as
pΔTi = λe−λΔTi , (3)
where λ is the nucleation generation rate. Furthermore, they
observed electrical excitation in a FeFET, followed by a sudden and
complete switching, as schematically shown in Fig. 1(d). As shown,
binary switching (“off” and “on” switching) appears in fewer pulse
counts with an increase in the pulse voltage in the nanoscale fer-
roelectric capacitor. Mulaosmanovic et al. also demonstrated multi-
levels in a nanoscale FeFET by controlling the program and erasing
signals by applying incremental voltage pulses with reset pulses for
every step, as schematically shown in Fig. 1(f). This implies that the
use of multilevels is possible by using multidomains with different
coercive voltages, even in a nanoscale ferroelectric device.39,40
The above-mentioned switching properties provide us with an
integration guideline for ferroelectric weight. The multilevel weight
of a certain sized ferroelectric capacitor can be realized by integrat-
ing 1T-1C and 1Tr cells. However, intermediate levels disappear in
a nanoscale ferroelectric capacitor with binary weight. Therefore, a
stacked structure, such as a cross-point structure, should be con-
sidered for developing multibit weights, as ferroelectrics are scaled
down. A typical stacked cross-point structure for 1Tr node may be
similar to the structure of a vertical NAND. The ferroelectric TFT is
also another option for stack integration, in which an oxide semicon-
ductor replaces Si. This is discussed in the emerging material section
in more detail.
FERROELECTRIC WEIGHT
Ferroelectrics have been considered for synaptic weights
because of their nonvolatile multilevel memory properties.32
Although a floating gate transistor also exhibits a multilevel stor-
age effect, its operating voltage is higher than that of a ferroelectric
transistor. Moreover, a ferroelectric transistor exhibits endurance
for more than 109 switching cycles when a fatigue free electrode or
a buffer layer for a specific ferroelectric material is integrated as an
electrode.41
The multilevel polarization states of ferroelectrics can be
achieved by applying either an incremental or constant voltage with
a pulse width that results in partial polarization reversal1,3,4 for a
ferroelectric capacitor with a certain size and thickness. A ferro-
electric capacitor has nonlinear multilevel polarization under both
incremental voltage pulses and partial switching short pulses with
a constant voltage. Furthermore, it is desirable for a ferroelectric
capacitor to apply incremental and decremental pulses for multilevel
synaptic weight in full range of polarization.
A ferroelectric synaptic weight comprises either three-terminal
(1Tr) or two-terminal (FTJ) weight nodes. A very thin ferroelectric
capacitor may create an FTJ that produces a binary polarization, in
general. The FTJ cell forms a 1T-1R structure and comprises a two-
terminal weight. Both 1Tr and 1T-1R nodes are operated in the con-
ducting mode during weighting and multiplication. Figure 2 shows
the operational scheme for both three- and two-terminal structures
of a ferroelectric synaptic weight for ANN and STDP. For ANN, the
weight is controlled by the gate that is independent of the input line
in a three-terminal cell structure, whereas the weight is controlled
by the input line in a two-terminal weight cell structure.7 The con-
ductivity of the weight node increases (potentiation) and decreases
(depression) based on pulse amplitude modulation or pulse width
modulation. Furthermore, the relative timing between the prespike
and postspike is converted to voltage height modulation across the
synapse in STDP.11,14,16
In a neural network, the input signal and weight are indepen-
dently controlled. The input signal of the neural network typically
comprises voltage pulses, and both input voltage and input pulse
counts may vary depending on the input information. In addition,
the weight is determined during learning and should be accessible
randomly, directly, and independently. The dynamic range of the
weight is determined by Pr of ferroelectrics, i.e., positive and negative
Pr. The weight resolution and multilevel of polarization are con-
trolled in this dynamic range, and this limits the weight bit-width in
the ferroelectric synapse. Therefore, ferroelectrics with higher Pr are
desired. Nonlinear polarization against weighting (programming)
voltage is also an issue. Thus, it is recommended that the infor-
mation about weighting voltage and the corresponding polarization
value should be stored separately to be used when weighting and
unweighting. Figure 3 demonstrates how to control weight values
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FIG. 2. Cell structures and network con-
nections of conductance-based ferro-
electric weights in 1Tr and 1T-1R types.
(a) Weights in ANN and (b) those in
STDP.
randomly and directly. Although a narrow pulse width with incre-
mental pulse voltage may be considered for controlling multilevel
polarization, nonlinearity would still be observed, and pulse count
information should be stored.
1Tr for multilevel ferroelectric weight
1Tr-type multilevel weight is useful for vector matrix multi-
plication (VMM) in ANN. VMM in ANN can be classified as a
FIG. 3. Random and direct control of weight values. (a) Erasing process is neces-
sary before programming for direct weighting. The weighting voltage information
should be stored for a specific weight value. (b) Precise weight control can be
carried out by incremental pulses (or PWM) or reversely incremental pulses.
conductance- and capacitance-based multiplication. The relation
I = GV corresponds to a typical conductance-based multiplication,
where I is the output current, G is the conductance, and V is the
input voltage. The capacitance-based multiplication adopts the rela-
tion Q = CV for a capacitive weight in a neural network, where Q
is the output charge, C is the capacitance, and V is the input volt-
age. A ferroelectric gate transistor with a three-terminal structure is
operated in the capacitive and conductive modes during weighting
and matrix multiplication, respectively. This study mainly focused
on conductance-based multiplication with respect to ferroelectric
weight. Figure 4(a) shows a NOR-type ferroelectric weight in ANN
that can perform VMM. The input lines are perpendicular to the
output lines, and each cell conductance can be read by applying volt-
age pulses to the input lines simultaneously, by which output cur-
rents are measured simultaneously. Multilevel FeFETs can be rec-
ognized by reading channel conductance of each NOR cell. There-
fore, a NOR structure with multilevel ferroelectric weight is an ideal
hardware architecture for VMM.
1Tr for binary ferroelectric weight
The binary weight system is indispensable when a nanoscale
ferroelectric device is integrated. However, binary weight may be
applied even to a larger ferroelectric capacitor depending on an
application such as the binary neural network. As ferroelectrics have
a bistable state, bipolar voltage pulses at voltages higher than the
coercive voltage are applied to achieve the binary weight. The posi-
tive and negative remanent polarizations (Pr) are designated as “1”
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FIG. 4. NOR-type (a) and AND-type (b) ferroelectric synap-
tic weights. The NOR weight has nonlinear multilevel
weights. In contrast, the AND weight with a group of single
bits gives linear multibit weights.
and “0,” respectively. Then, a single weight bit or binary weight per
cell can be realized. A group of 1Tr binary-weight ferroelectric cells
is required for achieving a multibit weight. A typical 1Tr group
weight structure is similar to the AND-type ferroelectric weight,
as shown in Fig. 4(b),3,29,31,42 which originates from the AND-type
ferroelectric storage.43 Each FeFET represents a single-bit weight
(binary weights “1” and “0”), and multilevels are recognized by
reading as many as “on state” ferroelectric transistors.
The AND-type ferroelectric weight may guarantee a linear wide
dynamic range of weights, but the wiring circuit becomes a criti-
cal issue in this case. The current level will also become limited to
guarantee a practical dynamic range of weights. For example, when
the weight bit is 16 bit and the current resolution is 1 nA, the sys-
tem should be able to read from 1 nA through 66 μA/weight cell.
Then, the number of weight cells will be limited by available power
even for the input voltage pulses. Therefore, the channel current of
a ferroelectric transistor should be minimized for AND-type binary
synaptic weights.
1Tr for ferroelectric bi-weight
The most powerful property of FeFET is bistability, by which
both excitatory and inhibitory weights can be achieved in a sin-
gle cell. Figure 5 illustrates ferroelectric bi-weight cell operation,
in which the cell structure consists of NMOS and PMOS. The
weight cell with a ferroelectric inverter for both positive and nega-
tive weights was patented by Hynix.29 Nishitani et al. fabricated PZT
TFT by depositing an oxide semiconductor on PZT.15 The biweight
effect is enhanced when p-type and n-type materials are deposited
on ferroelectrics. Figure 5(c) shows PZT TFT with transition metal
dichacogenides deposited on it where p-type WSe2 and n-type MoS2
were used as channel materials. The ferroelectric TFT is useful for
stacked ferroelectric weight.
1T-1R or 1R for FTJ weight
Tsymbal and Kohlstedt reported about tunneling across a fer-
roelectric,44 although the basic principle was reported by Esaki et al.
in IBM.45 Esaki et al. studied and formulated polar switch in 1971,
following which Tsymbal and Kohlstedt established the FTJ concept.
FIG. 5. Biweight of ferroelectrics for ANN. Multilevel biweight in ferroelectric synap-
tic weight with a pair of (a) NMOS and (b) PMOS ferroelectric transistors. Positive
output current and negative output current are designated by the current direc-
tion. (c) Ferroelectric TFT for biweight n-type and p-type weights is determined by
semiconducting materials on ferroelectrics for TFT. Partially adapted from Patent
KR 10-2018-0035251.
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FIG. 6. FTJ model and weighting principle partially adapted from Ref. 46. (a) High
and low tunneling currents are determined by the ferroelectric polarization direc-
tion. (b) Insulating film such as SiO2 or Al2O3 can be integrated to protect the
ferroelectric tunneling film.
FTJ is a nondestructive readout node as that of the resistive change
memory. Figure 6 represents a simple description of the binary FTJ
weight principle. A ferroelectric thin film should be thin enough to
allow tunneling and thick enough to guarantee ferroelectric polar-
ization switch. This contradictory requirement makes it difficult for
FTJ to have multilevel weight. In addition, the polycrystalline fer-
roelectric thin film in FTJ induces high leakage current, and its
practical device applications are thus difficult. Therefore, some insu-
lating layer is integrated with FTJ to improve its performance.46,47
The tunneling model of the multilayer FTJ is illustrated in Fig. 6(b).
Chanthbouala et al. suggested new applications of FTJ as the
hardware basis of neuromorphic computational architectures.48 The
electrode effect on tunneling resistance in BaTiO349 and ion migra-
tion in PbZr0.52Ti0.48O350 was studied. Neuromorphic modeling and
simulation were reported for BaTiO3 (BTO) FTJ in the STDP cir-
cuit.51 Unsupervised STDP learning was simulated for multilevel
BiFeO3 (BFO) FTJ.17 Yamagichi et al. showed that the HfO2 FTJ
can achieve 103 cycles by testing its reliability on the basis of time-
dependent dielectric breakdown (TDDB) and stress-induced leak-
age current (SILC).52 1R FTJ was used for pattern recognition with
off-chip learning by applying conventional voltage pulses of poten-
tiation and depression13 and spikes for spiking neural networks
(SNNs).17
1T-1C for ferroelectric weight
The 1T-1C ferroelectric synaptic weight in ANN was suggested
by Clark, Grondin, and Dey in 1989.1 They reported on both binary
and multilevel weights, as shown in Fig. 7, and proposed incremen-
tal voltage pulses and partial switching with a short pulse width for
achieving multilevel weights. The nondestructive readout (NDRO)
technique has been applied to the multilevel weight by defining
conductance as a weight.2 The NDRO mode is the same opera-
tional mode as that in the 1Tr ferroelectric weight. Obradovic et al.
fabricated a weight cell by applying this scheme to demonstrate
multilevel FeFET, in which a ferroelectric HZO capacitor is con-
nected to the FET gate.6 Clark et al. demonstrated partial switching
in a PZT capacitor by varying the pulse width and pulse voltage
to demonstrate the analog programming behavior of the synapse
circuit.2
Ferroelectric weight in STDP
As mentioned earlier, the STDP operation differs from that of
ANN, in which relative timing between the prespikes and postspikes
is converted to voltage height. Therefore, many studies have been
conducted on ferroelectric synaptic weights in STDP.11,13–17,22,23
Nishitani et al. studied the ferroelectric weight by applying STDP
to a ferroelectric TFT with a structure contradictory to that of a fer-
roelectric transistor.14 Boyn et al. studied the ferroelectric multilevel
weight with respect to STDP,17 and Mulaosmanovic et al. obtained
STDP-like curves from ferroelectric HfO2.16 Nishitani, Kaneko, and
Ueda studied supervised learning by using STDP of ferroelectric
TFT,15 and Wang et al. demonstrated ferroelectric spiking neu-
rons for unsupervised clustering.23 Furthermore, Chen et al. stud-
ied STDP and neural networks by using HZO FTJ,13 and Wang
et al. designed STDP for supervised learning by using 1T-1R BaTiO3
FTJ.11 The neural network with the ferroelectric weight controlled
by STDP is represented in Fig. 2.
FIG. 7. 1T-1C ferroelectric weight. (a)
Binary weight with destructive readout
mode. (b) Multilevel weight with NDRO
mode. Partially adapted from Refs. 1
and 2.
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Both 1Tr with a ferroelectric capacitor and 1T-1R with a FTJ
are conductance-based synaptic weights. It is important to verify
whether they can be used in on-chip learning for mobile application.
Figure 8 describes schematics of two- and three-terminal synapses
for the STDP function. The 1T-1R weight is simple for neural net-
works; however, signal processing and learning cannot be simulta-
neously performed as reported by Nishitani et al.22 As prespikes and
postspikes are applied to the learning process, a feedback signal flow
is required during learning. Such a signal can be fed to the gate of
the FeFET (three-terminal) during learning but cannot be fed to a
two-terminal synaptic weight. Thus, the 1Tr ferroelectric weight is
indispensable when on-chip learning is required.
Summary of ferroelectric weight
In summary, in ANN application, ferroelectrics are competitive
as a synaptic weight, especially the 1T-1C type, because of their non-
volatile multilevel property, as mentioned earlier. Even though they
may not show perfect linearity in both potentiation and depression,
their polarization level is still controllable because the curve shape of
FIG. 8. Schematics of neurons connecting via a two- and three- terminal synapse.
(a) FTJ is used in 1T-1R synaptic weight and (b) FeFET is used in 1Tr synaptic
weight. The weight value is updated in three-terminals during feedback.22
potentiation and depression is symmetric. Multilevel weights may
reduce the circuit overhead, but the precise control of the polar-
ization level is challenging. As data scattering, level resolution, and
dynamic range of weight bits should be simultaneously considered,
multilevels are generally limited to 16–32 levels. This implies that
the dynamic range or weight bit-width of the multilevel is limited
to 5 bits (32 levels) at most. The synaptic weight in ANN may
require a wider bit-width. In addition, when considering level-to-
level resolution, the ferroelectric weight may not be able to guarantee
multilevels higher than 16 levels (4 bits) with decreasing device size.
A 1Tr-type synapse (FeFET or TFT-type FeFET) that is used in
both ANN and STDP has the unique property of bistability, which is
useful for excitatory and inhibitory functions. However, it is noted
that a pair of n- and p-type channel materials are required for the
biweight function, as demonstrated by Nishitani for a TFT-type
FeFET combined with an oxide semiconductor such as ZnO.14 This
function is emphasized for STDP applications, where both positive
and negative charge differences are defined. In addition, weight-
ing (programming) is performed between the gate and the body of
FeFET and reading is performed between the source and the drain,
making the network circuit more complicated than that of a two-
terminal weight. Above all, reliability, such as endurance, retention,
and imprint, of ferroelectrics should be improved in advance for
commercial applications.
FERROELECTRIC NEURON
A ferroelectric neuron is defined as the CMOS neuron that con-
tains a ferroelectric capacitor(s) or ferroelectric transistor(s). Ferro-
electrics can be used in a neuron because they exhibit an integration
effect in the course of partial switching. That is, the polarization state
increases without discharging, because of nonvolatility, under con-
secutive input pulses. Moreover, a ferroelectric neuron has the same
structure as that of a 1Tr weight, and it can be used with either
a leaky integrator22 or signal generator.15,18,21 The activation func-
tion in association with a ferroelectric transistor can be achieved by
devices such as unijunction transistors and oscillators.
Ishiwara et al. proposed a ferroelectric neuron by utilizing fer-
roelectrics with pulse oscillation circuits.19 Wang et al. demonstrated
ferroelectric spiking neurons, as shown in Fig. 9(a),23 by connect-
ing a ferroelectric transistor to a CMOS transistor. The ferroelec-
tric transistor consists of a ferroelectric capacitor on the gate of the
CMOS transistor (FeFET). CMOS leaky integrators are connected
to the gate of the FeFET and CMOS transistor.23 This combination
results in an activation function. Nishitani et al. connected a ferro-
electric TFT, which generates prepulses, to a CMOS integrator to
generate postpulses.15 This combination generates leaky integrate-
and-fire, as shown in Fig. 9(b). A recent study confirmed that a single
ferroelectric transistor [fully depleted silicon-on-insulator (FDSOI)
FeFET] exhibits an integrate-and-fire behavior;53 the use of the inte-
gration capabilities (accumulative switching) of a nanoscale FeFET
was proposed to replace the bulky integration capacitor that is
normally used in neuron circuits. The activation function can be
achieved by forming a circuit with a bipolar resistive switch, as
shown in Fig. 9(c). It switches to the “off” state when the integrate-
and-fire current flows through its “on” state resulting in voltage out.
A CMOS neuron consists of an integrator and an amplifier and often
comprises a large capacitor to emulate the integration of the current
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FIG. 9. Ferroelectric neurons: (a) using
the negative weight effect of the ferro-
electric transistor and (b) using the STDP
effect of the ferroelectric transistor. A fer-
roelectric capacitor with (c) integration-
and-fire behavior was observed in an
ultrascaled fully depleted silicon-on-
insulator (FDSOI) FeFET. This effect can
be used for the activation function by
utilizing a current driven bipolar resis-
tive switch that gives rise to activation
voltage.
sum from each output of neural networks. Although a ferroelec-
tric can reduce the size of a capacitor to some extent, the scaling
limitation still exists.
ISSUES
Ferroelectrics such as PbZrOx (PZT), SrBi2Ta2O9 (SBT),
BaTiO3 (BTO), and BiFeO3 (BFO) have been investigated for the
neuromorphic application. Their main issues are scalability, thick-
ness, CMOS compatibility, and reliability including leakage current.
It is relatively easier to achieve the multilevel of polarization for a
large-size ferroelectric capacitor than control the polarization for a
small ferroelectric capacitor because shorter pulse width and smaller
incremental voltage are required for the latter.
It is desirable for the thickness of ferroelectrics in FeFET to
be minimized because the thickness of the gate stack should be
minimized in a vertical NAND structure. This is the reason why
the ferroelectric HfO2 has attracted attention because it demon-
strates ferroelectricity at the thickness of 7–10 nm and gate length
of 20 nm.54
The ferroelectric transistor may be integrated in the form of
metal-ferroelectric-metal-insulator-silicon (MFMIS), metal-
ferroelectric-insulator-silicon (MFIS), and metal-ferroelectric-
silicon (MFS). The MFS structure is desired when considering a volt-
age drop at the oxide gate to minimize device operational voltage.
However, the direct deposition of the ferroelectric thin films on Si
substrates is difficult because of the chemical reaction between Si
and ferroelectric materials.18 The direct deposition of HfO2 on Si
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also shows an unstable interface property between HfO2 and Si,55
although HfO2 is more stable on Si than other ferroelectric materi-
als.56,57 In addition, a ferroelectric HfO2 needs a large operation volt-
age for ferroelectric switching, thus inducing deep charge traps,58
although HfO2 has been used as a gate dielectric in MOS devices.
Thus, the use of a semiconductor-ferroelectric-metal (SFM) struc-
ture has been attempted,10,22 which is based on the model proposed
by Evans.59
Inferences, such as pattern recognition, can be performed in
real time when ferroelectric weight is fabricated in a neural network
because vector matrix multiplication becomes possible. However, if
artificial-intelligence service requires high weight bit-width, stacked
weights should be integrated to reduce the neuromorphic chip size.
For this purpose, the SFM integration is feasible for this purpose.
Therefore, a combination of an oxide semiconductor, thin ferroelec-
tric, and fatigue-free electrode should be intensively investigated,
and a low-loss ferroelectric film with no leakage path should be
selected.
HAFNIUM OXIDE AS AN EMERGING MATERIAL
Ferroelectric HfO2 was reported in 2011 by Boscke et al.60
and has attracted attention because it shows the ferroelectric prop-
erty at a thickness less than 10 nm, which is compatible with the
vertical NAND flash process. We reported the possibility of the
neuromorphic synapse application using ferroelectric HZO.32 The
TiN/10-nm-thick HZO/TiN capacitor was evaluated under various
pulse schemes, as shown in Fig. 10. It was confirmed that scheme
C with incremental voltage is acceptable for achieving HZO with
multilevels.
The drain current was simulated to convert the multilevel Pr
into the channel current as a function of gate voltage by assuming
a MFISFET.61 Figure 11(c) shows that the multilevel currents corre-
sponding to each polarization state exhibit a symmetric potentiation
and depression curve. Figure 11(d) shows that nonlinearity param-
eter α for potentiation and depression curves, in which scheme C
gives a symmetric linear region.62
The ferroelectric HfO2 family transistors were investigated to
confirm the presence of multilevel weights in them, as shown in
Table II. Some authors focused on multilevel memory.
Ferroelectrics lose their multilevel weight effect as their size
reduces as discussed earlier. When the signal control technique
in Fig. 1(f) is not so practical in nanoscale ferroelectric capaci-
tors for multilevel weights, the AND-type ferroelectric weight using
the binary ferroelectric switch can be considered. But, a group
of single ferroelectric cells will occupy a large area. Therefore,
the stacked AND weights were proposed to reduce chip size.42,64
Figures 12(a) and 12(b) illustrate vertically stacked AND-type and
horizontally stacked ferroelectrics, respectively. In the stacked AND
weight group, oxide semiconducting materials replace Si in order
to reduce processing cost and avoid the reaction between Si and
ferroelectric materials.
Figure 12 does not confine ferroelectric material to HfO2. PZT
combined with fatigue proof electrode SRO may be fabricated in the
form of either vertical AND or horizontal AND as a matter of course.
3D integration of HfO2 has been demonstrated by IMEC for vertical
processing that may be applied to a vertical NAND device.65,66
Ferroelectric HfO2 based FeFET has several critical issues due
to the interfacial layer (IL), although it is very attractive for emerging
memory. The large voltage drop at the IL which has a low dielec-
tric constant increases operation voltage for switching.67 In addition,
such a large voltage drop at the IL causes not only partial switch-
ing in the ferroelectric layer, not full switching, but also increases
charge trapping, resulting in the reduction of memory window. Ali
et al. reduced the operation voltage by adopting a SiON IL, which
has a higher dielectric constant than SiO2.58 In addition, it showed a
large memory window because full switching is possible at low oper-
ation voltage and less charge trapping.58 Ni et al. also reported that
FIG. 10. [(a)–(c)] Pulse train schemes
applied to the TiN/HZO/TiN stack. (d)
Potentiation and (e) depression charac-
teristics of the polarization state of the
TiN/HZO/TiN capacitor. Reproduced with
permission from Oh et al., IEEE Elec-
tron Device Lett. 38(6), 732–735 (2017).
Copyright 2017 IEEE.
APL Mater. 7, 091109 (2019); doi: 10.1063/1.5108562 7, 091109-9
© Author(s) 2019
APL Materials ARTICLE scitation.org/journal/apm
FIG. 11. (a) Simulation results of Id-Vg
of each polarization state for scheme
C and (b) the simulation parameters.
(c) 32 level potentiation and depression
curve at Vread = 0.5 V by simulation. (d)
Change of nonlinearity parameter α for
each pulse scheme for potentiation and
depression. Reproduced with permission
from Oh et al., IEEE Electron Device
Lett. 38(6), 732–735 (2017). Copyright
2017 IEEE.
TABLE II. HfO2 family FET and their multiweights. P: potentiation, D: depression.
Channel Pulse
Structure Materials materials Multilevels scheme Gmax/Gmin Operation voltage Pulse width Nonlinearity References
FET Si:HfO2 Si ∼10 to 12 levels Incremental N/A P: 3–5 V D:−2 to−4 V 1 μs N/A 16
FET HZO Si 32 levels Incremental 45 P: 2.85–4.45 V 75 ns 1.22/−1.75 7D:−2.1 to−3.8 V
FinFET HZO Si >32 levels Identical 4.98 P: 3.7 V D:−3.2 V 100 μs 1.58/−7.57 9
Nanowire HZO Ge >256 levels Identical ∼200 ±5 V 50 ns 1.75/1.46 63FET
TFT HZO IGZO >32 levels Incremental 14.4 P: 2.7–4.3 V 10 ms −0.8028/−0.6979 10D:−2 to−3.6 V
FIG. 12. Stacked AND-type ferroelectric
multibit weight. (a) Vertical cross-point
AND stack that is compatible with ver-
tical NAND flash processing. Partially
adapted from Ref. 42. (b) Horizontal
cross-point AND stack that is compati-
ble with cross-point storage processing.
Partially adapted from Ref. 59.
APL Mater. 7, 091109 (2019); doi: 10.1063/1.5108562 7, 091109-10
© Author(s) 2019
APL Materials ARTICLE scitation.org/journal/apm
TABLE III. Strategies for endurance in HfO2 based ferroelectric devices.
Approach Structure Investigation References
Modulation of MFIS FET Trade-off between the spontaneous 67polarization axis polarization and switching voltage
Subloop operation MFIS FET Reduction of the memory window 67
Capacitive divider MFMIS FET Complexity of the gate stack 67
Channel modulation (SiGe) MFIS SiGe channel, not Si 77
Heating pulse scheme MFIS FET Complexity of the pulse scheme 78
charge trapping can be minimized by modulating the pulse scheme
(e.g., time delay, pulse width), resulting in an increase in memory
window.68
The retention and endurance of ferroelectric HfO2 based
FeFETs have been critical issues, although those of the MFM struc-
ture have been researched vigorously69–71 and improved by NH3
interface treatment.72 In addition, the MFS structure is desired in
order to reduce operational voltage. Therefore, retention loss and
fatigue were studied for ferroelectric HfO2 on Si. In the case of reten-
tion, Gong and Ma reported that ferroelectric HfO2 is more suitable
than conventional ferroelectric materials because of its high coer-
cive field.73 In addition, Ali et al. extrapolated that a 0.5-V mem-
ory window can be maintained after 10 years at 150 ○C by adopt-
ing a SiON interface, which reduces the depolarization field.58 In
the case of endurance, IL degradation by charge trapping and trap
generation induced by repetitive bipolar pulses cause endurance
degradation.74–76 In order to improve the endurance property, many
studies have been researched. Muller et al. suggested several strate-
gies which can reduce voltage drop at IL during cycling.67 First, they
suggested the modulation of the polarization axis to reduce the effect
of spontaneous polarization. Ferroelectric forms large spontaneous
polarization when applied voltage, resulting in a large voltage drop
at the IL. Therefore, the voltage drop in the IL can be reduced by
tilting the polarization axis with respect to the surface normal of
the channel. However, it has a trade-off between the spontaneous
polarization effect and switching voltage because the tilted polariza-
tion axis needs large switching voltage, which leads to the increase in
operation voltage.67 Second, they suggested the use of subloop oper-
ation. The endurance property can be enhanced by using the fer-
roelectric subloop which needs low operation voltage, although the
memory window is reduced.67 In addition, they suggested that oper-
ation voltage can be reduced by adopting an IL with high permit-
tivity.67 Third, they suggested the capacitive divider by modulating
the area ratio of the ferroelectric layer and dielectric ILs. However,
FIG. 13. HR-TEM images and P-V
curves of the (a) MFM capacitor and
(b) MFIS capacitor. (c) Endurance prop-
erty of the MFM capacitor and MFIS
capacitor under ±6 V bipolar pulses
of 10 kHz. Reproduced with permission
from Oh et al., IEEE Electron Device
Lett. 40(7), 1092–1095 (2019). Copyright
2019 IEEE.
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FIG. 14. (a) Endurance at different
HPHA temperatures. (b) P-V curves and
I-V curves after cycling at 100 kHz
for samples without and with HPHA
at 300 ○C. Reproduced with permission
from Oh et al., IEEE Electron Device
Lett. 40(7), 1092–1095 (2019). Copyright
2019 IEEE.
to control the area of ferroelectric and dielectric ILs separately, the
MFMIS FET gate stack should be adopted.67 Chen et al. reported 109
cycles in the MFIS stack by adopting a SiGe channel which forms a
thinner suboxide IL with better quality.77 Furthermore, Mulaosman-
ovic et al. reported recovery of the ferroelectric memory of FeFET
after endurance failure by applying forward bias.78 The local Joule
heating is generated by the forward bias, which heals out the damage
at the IL induced by cycling.78 Therefore, they suggested optimiz-
ing the pulse scheme by adopting an alternative heating pulse.78
Although they are excellent strategies for endurance, they have some
investigations which have to be further researched and enhanced
(see Table III). In addition, the research for improving the IL by
direct treatment is rarely reported, although the IL is very impor-
tant for endurance in the MFIS structure. We studied the effects of
high pressure hydrogen annealing (HPHA), which improves the IL
quality79 on the MFIS structure.80
A 15-nm-thick poly crystalline Al doped HfO2 thin film was
deposited on heavily p-doped Si.80 It was found that Si reacts with
HfO2 to achieve the SiO2 layer, which gives rise to domain imprint-
ing (locking or pinning) and high coercive voltage, as shown in
Fig. 13(b). The increase in coercive voltage is due to the voltage
drop at the SiO2 insulating layer. In addition, the resultant MFIS
(W-HfO2-SiO2-p+Si) capacitor shows poor endurance as com-
pared to that of the MFM (W-HfO2-W) capacitor, as illustrated in
Fig. 13(c).
High pressure hydrogen annealing (HPHA) was performed on
the MFIS capacitor at various temperatures in order to improve the
capacitor properties. Figure 14 shows that endurance was improved
by increasing HPHA temperature, particularly at 100 kHz. A low
leakage current was maintained up to 107 cycles at 300 ○C, which led
to endurance up to 109 cycles.
SUMMARY
The driving force of ferroelectric materials for neuromorphic
applications is their bistable memory effect, but their main draw-
back is the reliability of the Si process. The SFM structure, instead
of MFS, may be one of the solutions to improve the reliability of
ferroelectric HfO2 family transistors for neuromorphic applications.
SFM structure is also useful for vertical and horizontal stacked ferro-
electric weights. The use of semiconducting materials such as transi-
tion metal dichalcogenide (TMD) materials and oxide semiconduc-
tors can be used for SFM structure with a potential for improving
reliability such as imprinting. However, the combination of the
HfO2 family and a fatigue-free electrode needs to be discovered.
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